(2019) Temporal Stream Logic: Synthesis beyond the Bools.
Abstract
Reactive systems that operate in environments with complex data, such as mobile apps or embedded controllers with many sensors, are difficult to synthesize. Synthesis tools usually fail for such systems because the state space resulting from the discretization of the data is too large. We introduce TSL, a new temporal logic that separates control and data. We provide a CEGAR-based synthesis approach for the construction of implementations that are guaranteed to satisfy a TSL specification for all possible instantiations of the data processing functions. TSL provides an attractive trade-off for synthesis. On the one hand, synthesis from TSL, unlike synthesis from standard temporal logics, is undecidable in general. On the other hand, however, synthesis from TSL is scalable, because it is independent of the complexity of the handled data. Among other benchmarks, we have successfully synthesized a music player Android app and a controller for an autonomous vehicle in the Open Race Car Simulator (TORCS.)
| Item Type: | Conference or Workshop Item (A Paper) (Paper) |
|---|---|
| Conference: | CAV Computer Aided Verification |
| Depositing User: | Bernd Finkbeiner |
| Date Deposited: | 26 May 2020 09:01 |
| Last Modified: | 05 May 2021 08:43 |
| Primary Research Area: | NRA2: Reliable Security Guarantees |
| URI: | https://publications.cispa.saarland/id/eprint/3077 |
Actions
Actions (login required)
 |
View Item |