SPARTA: A Scheduling Policy for Thwarting Differential Power Analysis Attacks

Jiang, Ke and Eles, Petru and Peng, Zebo and Chattopadhyay, Sudipta and Batina, Lejla
(2016) SPARTA: A Scheduling Policy for Thwarting Differential Power Analysis Attacks.
In: 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[img] Text
aspdac2016.html#JiangEP0B16 - Published Version

Download (1MB)

Abstract

Embedded systems (ESs) have been widely used in various application domains. It is very important to design ESs that guarantee functional correctness of the system under strict timing constraints. Such systems are known as the real-time embedded systems (RTESs). More recently, RTESs started to be utilized in safety and reliability critical areas, which made the overlooked security issues, especially confidentiality of the communication, a serious problem. Differential power analysis attacks (DPAs) pose serious threats to confidentiality protection mechanisms, i.e., implementations of cryptographic algorithms, on embedded platforms. In this work, we present a scheduling policy, SPARTA, that thwarts DPAs. Theoretical guarantees and preliminary experimental results are presented to demonstrate the efficiency of the SPARTA scheduler.

Actions

Actions (login required)

View Item View Item